資料介紹
54191/DM54191/DM74191 Synchronous Up/Down
4-Bit Binary Counter with Mode Control
General Description
This circuit is a synchronous, reversible, up/down counter.
The 191 is a 4-bit binary counter. Synchronous operation is
provided by having all flip-flops clocked simultaneously so
that the outputs change simultaneously when so instructed
by the steering logic. This mode of operation eliminates the
output counting spikes normally associated with asynchronous
(ripple clock) counters.
The outputs of the four master-slave flip-flops are triggered
on a low-to-high level transition of the clock input, if the
enable input is low. A high at the enable input inhibits counting.
Level changes at either the enable input or the down/
up input should be made only when the clock input is high.
The direction of the count is determined by the level of the
down/up input. When low, the counter counts up and when
high, it counts down.
This counter is fully programmable; that is, the outputs may
be preset to either level by placing a low on the load input
and entering the desired data at the data inputs. The output
will change independent of the level of the clock input. This
feature allows the counters to be used as modulo-N dividers
by simply modifying the count length with the preset inputs.
The clock, down/up, and load inputs are buffered to lower
the drive requirement; which significantly reduces the number
of clock drivers, etc., required for long parallel words.
Two outputs have been made available to perform the cascading
function: ripple clock and maximum/minimum count.
The latter output produces a high-level output pulse with a
duration approximately equal to one complete cycle of the
clock when the counter overflows or underflows. The ripple
clock output produces a low-level output pulse equal in
width to the low-level portion of the clock input when an
overflow or underflow condition exists. The counters can be
easily cascaded by feeding the ripple clock output to the
enable input of the succeeding counter if parallel clocking is
used, or to the clock input if parallel enabling is used. The
maximum/minimum count output can be used to accomplish
look-ahead for high-speed operation.
Features
Y Single down/up count control line
Y Count enable control input
Y Ripple clock output for cascading
Y Asynchronously presettable with load control
Y Parallel outputs
Y Cascadable for n-bit applications
Y Alternate Military/Aerospace device (54191) is available.
Contact a National Semiconductor Sales Office/
Distributor for specifications.
4-Bit Binary Counter with Mode Control
General Description
This circuit is a synchronous, reversible, up/down counter.
The 191 is a 4-bit binary counter. Synchronous operation is
provided by having all flip-flops clocked simultaneously so
that the outputs change simultaneously when so instructed
by the steering logic. This mode of operation eliminates the
output counting spikes normally associated with asynchronous
(ripple clock) counters.
The outputs of the four master-slave flip-flops are triggered
on a low-to-high level transition of the clock input, if the
enable input is low. A high at the enable input inhibits counting.
Level changes at either the enable input or the down/
up input should be made only when the clock input is high.
The direction of the count is determined by the level of the
down/up input. When low, the counter counts up and when
high, it counts down.
This counter is fully programmable; that is, the outputs may
be preset to either level by placing a low on the load input
and entering the desired data at the data inputs. The output
will change independent of the level of the clock input. This
feature allows the counters to be used as modulo-N dividers
by simply modifying the count length with the preset inputs.
The clock, down/up, and load inputs are buffered to lower
the drive requirement; which significantly reduces the number
of clock drivers, etc., required for long parallel words.
Two outputs have been made available to perform the cascading
function: ripple clock and maximum/minimum count.
The latter output produces a high-level output pulse with a
duration approximately equal to one complete cycle of the
clock when the counter overflows or underflows. The ripple
clock output produces a low-level output pulse equal in
width to the low-level portion of the clock input when an
overflow or underflow condition exists. The counters can be
easily cascaded by feeding the ripple clock output to the
enable input of the succeeding counter if parallel clocking is
used, or to the clock input if parallel enabling is used. The
maximum/minimum count output can be used to accomplish
look-ahead for high-speed operation.
Features
Y Single down/up count control line
Y Count enable control input
Y Ripple clock output for cascading
Y Asynchronously presettable with load control
Y Parallel outputs
Y Cascadable for n-bit applications
Y Alternate Military/Aerospace device (54191) is available.
Contact a National Semiconductor Sales Office/
Distributor for specifications.
741
加入交流群
掃碼添加小助手
加入工程師交流群
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- 74191高速的硅柵CMOS器件芯片學(xué)習(xí)參考手冊 7次下載
- DM74191英文手冊 0次下載
- C1165/C1205,pdf datasheet (Sin
- ad522,pdf datasheet
- LCD802,pdf,datasheet
- mtk1389 pdf datasheet
- exb841 pdf datasheet
- 2N6010 pdf datasheet (Silicon
- RCA-00-A pdf datasheet
- TC9243 pdf datasheet
- 9018 pdf datasheet (NPN EPITAX
- A7533 pdf datasheet
- TA7302 pdf datasheet
- tlv5619 pdf datasheet
- 2N5639 pdf datasheet
- 華為PCBA檢驗規(guī)范.pdf 1.4k次閱讀
- PDF輸出時出現(xiàn)錯誤提醒的解決方案 3.6k次閱讀
- 萬興PDF密碼如何查看列出的權(quán)限 2k次閱讀
- 分享一個快速閱讀datasheet的方法 4k次閱讀
- 寬禁帶器件和仿真環(huán)境介紹 2k次閱讀
- 在貼片加工廠中有哪些安全防護(hù)需要了解 2k次閱讀
- 如何畫出STM32系列單片機(jī)的原理圖 2.5w次閱讀
- 復(fù)合放大器實現(xiàn)高精度的高輸出驅(qū)動能力 獲得最佳的性能 2.1k次閱讀
- 用降壓型穩(wěn)壓器或線性穩(wěn)壓器電源時值來會為負(fù)載供電 1.5k次閱讀
- 鋰電池并聯(lián)充電時保護(hù)板均衡原理 3.8w次閱讀
- 如何閱讀Datasheet,是作為電子工程師的必備技能! 8.8k次閱讀
- AD9如何簡單快速的制作出原理圖符號 8.1k次閱讀
- 使用pdf解析可以用來讀取PDF文件中字符串文本,圖片數(shù)據(jù) 1.4w次閱讀
- 讀Datasheet英文原文的原因分析 5.2k次閱讀
- adc0809中文資料下載 adc0809引腳圖封裝及應(yīng)用電路 2.1w次閱讀
下載排行
本周
- 1納祥科技NX9020中文規(guī)格書,114 dB CODEC,國產(chǎn)替代CS4272
- 440.34 KB | 2次下載 | 免費
- 2IP5356H_G3?支持高壓SCP/PD3.0等全協(xié)議并集成USB2.0智能監(jiān)測的移動電源 SOC
- 2.75 MB | 2次下載 | 免費
- 3 斯丹電子 | 磁傳感技術(shù)在數(shù)據(jù)中心市場應(yīng)用
- 614.56 KB | 2次下載 | 免費
- 4NJM2606AD 低壓直流電機(jī)控制器英文資料
- 0.15 MB | 次下載 | 免費
- 5YD52EL-V1-EDP轉(zhuǎn)LVDS使用手冊
- 1.10 MB | 次下載 | 1 積分
- 6YD53HV-V1產(chǎn)品使用手冊
- 1.17 MB | 次下載 | 1 積分
- 7矽力杰 Silergy SY8401 異步降壓調(diào)節(jié)器 規(guī)格書 Datasheet 佰祥電子
- 848.10 KB | 次下載 | 免費
- 8矽力杰 Silergy SY8492 異步降壓調(diào)節(jié)器 規(guī)格書 Datasheet 佰祥電子
- 787.44 KB | 次下載 | 免費
本月
- 1EMC PCB設(shè)計總結(jié)
- 0.33 MB | 12次下載 | 免費
- 2矽力杰 Silergy SY7215A 同步升壓調(diào)節(jié)器 規(guī)格書 Datasheet 佰祥電子
- 1.12 MB | 5次下載 | 免費
- 3SY50655 用于高輸入電壓應(yīng)用的偽固定頻率SSR反激式穩(wěn)壓器英文資料
- 1.01 MB | 3次下載 | 免費
- 4納祥科技NX9020中文規(guī)格書,114 dB CODEC,國產(chǎn)替代CS4272
- 440.34 KB | 2次下載 | 免費
- 5怎么為半導(dǎo)體測試儀選擇精密放大器
- 0.65 MB | 2次下載 | 免費
- 6SY52341 次級側(cè)同步整流英文手冊
- 0.94 MB | 2次下載 | 免費
- 7華潤微 CRTE280P06L2-G -60V Trench P-MOSFET 技術(shù)參數(shù)與應(yīng)用解析
- 1.83 MB | 2次下載 | 免費
- 8 斯丹電子 | 磁傳感技術(shù)在數(shù)據(jù)中心市場應(yīng)用
- 614.56 KB | 2次下載 | 免費
總榜
- 1matlab軟件下載入口
- 未知 | 935137次下載 | 10 積分
- 2開源硬件-PMP21529.1-4 開關(guān)降壓/升壓雙向直流/直流轉(zhuǎn)換器 PCB layout 設(shè)計
- 1.48MB | 420064次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233095次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費下載
- 340992 | 191469次下載 | 10 積分
- 5十天學(xué)會AVR單片機(jī)與C語言視頻教程 下載
- 158M | 183360次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81606次下載 | 10 積分
- 7Keil工具M(jìn)DK-Arm免費下載
- 0.02 MB | 73832次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65991次下載 | 10 積分
電子發(fā)燒友App





創(chuàng)作
發(fā)文章
發(fā)帖
提問
發(fā)資料
發(fā)視頻
上傳資料賺積分
評論